100

DQS 110

115

120

125

61

140

Dedicate DQS clock path

90° Shifted DQS CLK

147

127

145

135

165

155

Ctrl[5:0]

160

System CLK   Control Block

170

150

FIGURE 1

200

DQ 210

DQS 220

DQ 230

A1 215 B1 225 A2 270 B2 A3 B3 A4

S 232 230

T1 260

T2 270

DQA 240

A0 A1 235 A2 A3

DQB 250

B0 B1 245 B2 B3

FIGURE 2

System CLK 305

310 315 90° 320 325 180° 330 335 270° 340 345 360°

200

Delayed clock

Ctl[5:0] 265

D Q 370

Upndwn 355

Upndwn Q[5:0]

Up down counter 360

FIGURE 3

400

SPSCLK — 410

A1 — 420

A2 — 430

A3 — 440

A4 — 450

UP/DOWN — 460

CNT[5:0] — 470

412, 415, 422, 432, 442, 452, 455, 465, 475, 485, 495

z_1, z_2, z_3, z_4, z_5, z_6, z_7, z_8, z_9, z_{10}, z_{11}, z_{12}

481 482 483 484 485

c_i $c_i + 1$ c_i $c_i + 1$ $c_i + 2$

FIGURE 4

500

PROVIDE A FIRST CLOCK SIGNAL, TRANSITIONING BETWEEN A FIRST LEVEL AND A SECOND LEVEL — 510

DELAY THE FIRST CLOCK SIGNAL BY A FIRST DURATION TO GENERATE A SECOND CLOCK SIGNAL — 520

DETERMINE THE LEVEL OF THE SECOND CLOCK SIGNAL WHEN THE FIRST CLOCK SIGNAL TRANSITIONS BETWEEN THE FIRST LEVEL AND THE SECOND LEVEL — 530

IF THE SECOND CLOCK SIGNAL IS AT THE FIRST LEVEL, DECREASE THE FIRST DURATION, ELSE INCREASE THE FIRST DURATION — 540

DELAY A THIRD CLOCK SIGNAL BY A SECOND DURATION, THE SECOND DURATION APPROXIMATELY EQUAL TO ONE-FOURTH THE FIRST DURATION, TO GENERATE A FOURTH CLOCK SIGNAL — 550

FIGURE 5

600

SYSCLK — 610

A1 — 620

A2 — 630

A3 — 640

A4 — 650

UP N DOWN — 660

CI[5:0]

$T_1/2$ 615

$T_2/2$ 625

$T_3/2$ 635

$T_4/2$ 645

$T_5/2$ 655

670

672 674

C_i	C_{i+1}	C_{i+2}

FIGURE 6

FIGURE 7

800

SYSTEM CLK ~810

T_1 815

812 814

CLK IN ~820

825
T_2

DELAYED CLOCK ~830

835
T_3

Φ1 ~840

842

845

847

UPNDOWN ~850

852

853

855

858

COUNTCLK ~860

862

865

868

C[5:0] ~870

872

874

878

T_4 875

Ci+1   Ci   Ci+1

Figure 8

900

PROVIDE A FIRST CLOCK SIGNAL
TRANSITIONING BETWEEN A FIRST
LEVEL AND A SECOND LEVEL — 910

DIVIDE THE FIRST CLOCK SIGNAL
DOWN IN FREQUENCY TO GENERATE
A SECOND CLOCK SIGNAL
TRANSITIONING BETWEEN THE FIRST
LEVEL AND THE SECOND LEVEL — 920

DELAY THE SECOND CLOCK SIGNAL
BY A FIRST DURATION TO
GENERATE A THIRD CLOCK
SIGNAL TRANSITIONING BETWEEN
THE FIRST LEVEL AND THE SECOND
LEVEL — 930

DETERMINE THE LEVEL OF
THIRD CLOCK SIGNAL WHEN
THE FIRST CLOCK SIGNAL
TRANSITIONS BETWEEN THE FIRST
LEVEL AND THE SECOND LEVEL — 940

IF THE THIRD CLOCK SIGNAL IS
AT THE FIRST LEVEL, DECREASE
THE FIRST DURATION, ELSE
INCREASE THE FIRST DURATION — 950

DELAY A FOURTH CLOCK SIGNAL BY
A SECOND DURATION, THE SECOND
DURATION APPROXIMATELY EQUAL TO
ONE-FOURTH THE FIRST DURATION, TO
GENERATE A FIFTH CLOCK SIGNAL — 960

FIGURE 9

Figure 10

CLKOUT

1120

1100

1122

1129

1125

1117

115

1112

1145

1120

1110

CLKIN

FIGURE 11

FIGURE 12

Figure 13

FIGURE 14

Clock Management Circuitry 1508
1510
1500V
FastTrack Interconne

ClockLock
IOE
IOE
IOE
IOE

Four-input LUT 1502
for data path and
DSP functions.
IOE

Product-term 1504
integration for
high-speed
control logic and
state machines.

LUT
Memory

LUT
Memory

LUT
Memory

LUT
Memory

IOE

IOE
1512

LUT
Memory

LUT
Memory

LUT
Memory

LUT
Memory

IOE
1506

1500H

IOE
IOE
IOE
IOE
1516

- FIGURE 15 -

1600
1602
V_{TT}
1604

DDR
MEMORY

DQS
DQ

DQS
DQ

CONTROL

PLD

SYSCLK

SYSCLK

- FIGURE 16 -